Mobile Intel® Pentium® 4 Processor-M and Intel® 852PM/GME/GMV Chipset Platform

Design Guide Update

April 2005

Notice: The Intel® 852PM/GME/GMV chipset families may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are documented in the Specification Update.

Document Number: 305382-002
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY
ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN
INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL
DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR
WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT,
COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining
applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for
future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® Pentium M processor, Intel® 852/ 855 chipset family, the Intel® Pro/Wireless Network may contain design defects or errors known as
errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel, Pentium and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other
countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2004-2005, Intel Corporation. All rights reserved.
Contents

Revision History.......................................................................................................................................... 4
Preface .................................................................................................................................................. 5
  Affected Documents.................................................................................................................. 5
  Related Documents............................................................................................................... 5
  Nomenclature......................................................................................................................... 5
Summary Tables of Changes........................................................................................................... 6
  Codes Used in Summary Table........................................................................................... 6
General Design Considerations..................................................................................................... 7
Schematic, Layout, and Routing Updates......................................................................................... 9
Documentation Changes............................................................................................................... 11
# Revision History

<table>
<thead>
<tr>
<th>Revision Number</th>
<th>Description</th>
<th>Revision Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>-001</td>
<td>Initial Release</td>
<td>December 2004</td>
</tr>
<tr>
<td>-002</td>
<td>Updates Include:</td>
<td>March 2005</td>
</tr>
<tr>
<td></td>
<td>o Clarification on USB ESD protection</td>
<td></td>
</tr>
</tbody>
</table>

§
Preface

This Design Guide Update document is an update to the specifications and information contained in Intel® 852GME, Intel® 852GMV and Intel® 852PM Chipset Platforms Design Guide, Document Number 253026. This Design Guide Update may reference other documents listed in the following Affected Documents/Related Documents table. This document is a compilation of updates to the general design considerations; schematic, layout, and routing updates; and documentation changes. This document is intended for hardware system manufacturers and for software developers of applications, operating systems, and tools. The design guide (and this design guide update) is primarily targeted at the PC market segment and was first published in 2003. Those using this design guide and update should check for device availability before designing in any of the components included in this document.

Information types defined in the Nomenclature section of this document are consolidated into the public design guide update document when the public design guide document is first published. This design guide update document contains a complete list of all known information types. However, only the detail for new material is included in this document. Both the public design guide document and this design guide update document are required to allow the users to have a complete list of information types and the associated details. This design guide update document will contain information that has not been previously published.

Affected Documents

<table>
<thead>
<tr>
<th>Document Title/Document Number/</th>
<th>Document Location</th>
</tr>
</thead>
</table>

Related Documents

<table>
<thead>
<tr>
<th>Document Title</th>
<th>Document Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® 852GME Chipset GMCH and Intel® 852PM Chipset MCH Datasheet</td>
<td><a href="http://www.intel.com/design/chipsheets/datasheets/253027.htm">http://www.intel.com/design/chipsheets/datasheets/253027.htm</a></td>
</tr>
<tr>
<td>Intel® 82801DB I/O Controller Hub 4 Mobile (ICH4-M) Datasheet</td>
<td><a href="http://www.intel.com/design/mobile/datasheets/252337.htm">http://www.intel.com/design/mobile/datasheets/252337.htm</a></td>
</tr>
</tbody>
</table>

Nomenclature

**General Design Considerations** include system level considerations that the system designer should account for when developing hardware or software products using the Intel® 852GM chipset.

**Schematic, Layout, and Routing Updates** include suggested changes to the current published schematics or layout, including typos, errors, or omissions from the current published documents.

**Documentation Changes** include suggested changes to the current published design guide not including the above.
## Summary Tables of Changes

### Codes Used in Summary Table

- **Doc:** Document change or update that will be implemented.
- **Shaded:** This item is either new or modified from the previous version of the document.

<table>
<thead>
<tr>
<th>NO.</th>
<th>Plans</th>
<th>GENERAL DESIGN CONSIDERATIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>There are no General Design Considerations in this Design Guide Update revision</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NO.</th>
<th>Plans</th>
<th>SCHEMATIC, LAYOUT, AND ROUTING UPDATES</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Doc</td>
<td>Correction on pin-out/connection for Processor power</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NO.</th>
<th>Plans</th>
<th>DOCUMENTATION CHANGES</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Doc</td>
<td>Clarification on USB ESD protection</td>
</tr>
</tbody>
</table>
General Design Considerations

There are no General Design Considerations in this Design Guide Update revision.

§
Schematic, Layout, and Routing Updates

1. Correction on Pinout/Connection for Processor Power

Schematics net connections for VCCA and VCCIOPLL for the processor power should be corrected as follows (schematics sheet 4).
Layout Note:
C3D4 should be placed within 600 mils of the VCCA and VSSA pins.
VCCA should be routed in parallel and next to VSSA.
Documentation Changes

1. **Clarification on USB ESD Protection**

   Added reference to USB ESD Application Note.

   Classic USB (1.0/1.1) provided ESD suppression using in line ferrites and capacitors that formed a low pass filter. This technique doesn’t work for USB 2.0 due to the much higher signal rate of high-speed data. **ESD protection is needed for USB lines.** Refer to the *Intel® ICH Family USB ESD Considerations Application Note* for ESD protection implementation guidelines. A device that has been tested successfully is based on spark gap technology. Proper placement of any ESD protection device is on the data lines between the common-mode choke and the USB connector data pins as shown in Figure 108. Other types of low-capacitance ESD protection devices may work as well but were not investigated. As with the common mode choke solution, Intel recommends including footprints for some type of ESD protection device as a stuffing option in case it is needed to pass ESD testing.