The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
PCI 16-Bit Read Implementations for IXP42X Product Line: App NoteThis document describes the PCI 16-bit memory read implementation reference design of the IXP42X product line and IXC1100 Control Plane Processor. The IXP42X product line and IXC1100 control plane processors’ PCI controller drives all byte enables low (asserted) during a memory cycle read of non-prefetch memory. However, I/O reads and memory-cycle writes do drive individual byte enables.If an external PCI device has non-prefetch memory and requires either a 16-bit or 8-bit read, there is a possibility that the device will not respond correctly to the IXP42X product line and IXC1100 control plane processors’ memory reads. This is because the processors always perform a 32-bit read to the non-prefetch memory region specified in register PCI_NP_AD.Read the full PCI 16-Bit Read Implementations for IXP42X Product Line Application Note.
Tech leaders discuss the power of connecting billions of devices to extract greater big data insights.
Telecommunications computing architecture for industrial and military use. (v.1, Feb. 2011)
Processor array reduces image resolution time for radar analytics. (v.1, Feb. 2011)
Demos tools, oscilloscope, platform, waveform analysis, SigTest software, and reports. (v.001, Mar. 2010)
Webinar details AltiVec* SIMD macros translator migration to Intel® processors. (v.1, May 2009)
Ishu Verma discusses Android* SDK and NDK toolsets as well as the benefits of using NDK. (v.001, Oct. 2011)