Dashboard

Find Content

Refine Results
Related Content

Active Tags

  • 87 Results
  • Items Per Page

Intel® Platform Trust Enabler | Product Guide

Product Guide: Describes Intel® Platform Trust Enabler (Intel® PTE), and shows high-level architecture, deployment topology, user guide, and more.

Preview | Download

Intel® 64 and IA-32 Architectures Software Developer Manuals

Downloadable software developer manuals and CD-ROM resource ordering information for Intel® 64 and IA-32 architectures.

Cisco Servers* and Intel® TXT Activation Guide

How to activate Intel® TXT on Intel® Xeon® processor-based Cisco servers for security against hypervisor and other pre-launch attacks.

Preview | Download

Dell PowerEdge* 12G Servers and Intel® TXT Activation Guide

How to activate Intel® TXT on Intel® Xeon® processor-based PowerEdge* 12G servers for security against hypervisor and other pre-launch attacks.

Preview | Download

IBM Servers* and Intel® TXT Activation Guide

How to activate Intel® TXT on Intel® Xeon® processor-based IBM servers for security against hypervisor and other pre-launch attacks.

Preview | Download

Intel® Server Board S2600GZ and Intel® TXT Activation Guide

How to activate Intel® TXT on Intel® Xeon® processor-based Intel® Server Board S2600GZ for security against hypervisor and other pre-launch attacks.

Preview | Download

Supermicro* and Intel® TXT One-Stop Activation Guide

How to activate Intel® TXT on Intel® Xeon® processor-based Supermicro* servers for security against hypervisor, BIOS, and other pre-launch attacks.

Preview | Download

How Intel® Rack Scale Architecture Works

See how Intel® Rack Scale Architecture works to manage storage servers and deploy storage pooling software, such as EMC ScaleIO, and CoprHD*.

Secure PMU Access with User-Space Profilers

White Paper: Proposes a method for granting PMU Model Specific Register read and write access to user-space profilers in a secure manner.

Preview | Download

14 nm Transistor Explained—Following the Path of Moore’s Law

Intel Fellow Mark Bohr discusses the new 14 nm transistor process and how the improved tri-gate fin design enables greater computing experiences.