The browser version you are using is not recommended for this site.
Please consider upgrading to the latest version of your browser by clicking one of the following links.

We are sorry, This PDF is available in download format only

Challenges and Innovations in Nano‐CMOS Transistor Scaling

Presentation: Challenges and Innovations in Nano‐CMOS Transistor Scaling

Intel’s Tahir Ghani reviews traditional scaling, modern innovations, and future challenges and options for Nano‐CMOS Transistor Scaling

Outline
Traditional Scaling
• Traditional Scaling Limiters
• Intel’s Response

Post Traditional-Scaling Innovations
• Mobility Booter: Uniaxial Strain
• Poly Depletion Elimination: Metal Gate
• Gate Leakage Reduction: HiK

Future Challenges and Options
•Power Limitation
•Potential New Transistor Structures and Materials

Read the full Challenges and Innovations in Nano‐CMOS Transistor Scaling Presentation.

Related Videos