

Intel® Enpirion® Power Solutions: Intel Arria® 10 Power Solution Reference Design

PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	Title, Notes, Rev. History	44	Reset Circuit
2	Blank Page	45	I2C_MUX
3	Blank Page 1	46	PDN Diagram
4	Block Diagram	47	Power Sequence
5	Clock Block Diagram	48	BLANK
6	I2C BUS Block Diagram	49	MAINSwitch_12V_DC_12V
7	Arria10 XCVR_1C_1D	50	12Vto5V
8	Arria10XCVR1E_1F_1G	51	M12Vto3V3
9	Arria10XCVR1H_1I_1J	52	Blankpage
10	PCIe x8 Connector	53	3V3to2V5
11	10/100/1000 SGMII PHYA	54	3V3to1V8
12	10/100/1000 SGMII PHYB	55	A10switch_12V_3V3
13	SFP+ Port A	56	12Vto0V9
14	SFP+ Port B	57	Blankpage
15	DisplayPort (x4)	58	3V3to0V9
16	SD Transmit/Receive	59	3V3toHPS0V95
17	FMC Port A Con	60	3.3Vto1V0
18	FMC Port B Con	61	BLANK
19	Arria102K_2J_HPS_DDR3_DDR4	62	3V3toHILOHPSVDD
20	Arria102L_HPS_SHAREDIO	63	3V3toHILOVDD
21	Arria10_DedicatedIO_CONF	64	3V3toHILOVDDQ
22	10/100/1000 RGMII PHY	65	FMCSwitch_3V3
23	BOOTFLASH_TRACEDebug	66	3V3toFMCAVADJ
24	HPS HILO 40-bit	67	3V3toFMCBVADJ
25	USB Ports	68	2V5_1V8Switch
26	HPS UART PORT	69	3V3IOSwitch
27	Arria102A_2I_1V8IO	70	3V3_1V8Discharge Load
28	Arria103H_3G_FMCA_V57.1A	71	Currentmeasurement
29	Arria103F_3E_FMCA_V57.1B	72	DC3V3currentsensors
30	Arria103A_FMCB_IO	73	Power DAC_ADCcontroller
31	Arria103C_3D_HILO_IOA	74	Arria10_Power
32	Arria103B_HILO_IOB	75	Arria10_GROUND
33	DB9RS232	76	Core Power Decoupling
34	HILO 72-bit	77	IO Power Decoupling
35	5M2210 System Controller	78	Blank Page 1
36	MAXV_FPGA_IO	79	
37	USB Blaster II -1	80	
38	USB Blaster II -2	81	
39	PLL	82	
40	PLL (2)	83	
41	Clock Cleaner	84	
42	User IO	85	
43	Clock RES MUX	86	

REV	DATE	PAGES	DESCRIPTION
A	March 2017	All	<div>Initial Release.</div> <div>This Reference Design demonstrates a complete power solution for a 30W core Intel® Arria® 10 FPGA or SoC FPGA design with complementary peripherals. This design is an upgraded variant of the power solution design used with Intel's Arria 10 SoC Development Kit. This solution is intended to provide a complete and validated Intel Arria 10 power solution, using Intel Enpirion® Power Solutions to achieve excellent power performance and high overall board power density. This schematics file includes the Arria 10 SoC Development Kit design with the following enhancements:</div> <div><div>- Intel Enpirion EM2130L01QI used to generate 3.3V IBC Power (pg 51)</div><div>- Intel Enpirion EM2130L01QI used to generate Arria 10 VCC Core Power (pg 56)</div><div>- Intel Enpirion ER2120QI used to generate 5V (pg 50)</div><div>- J28 changed to the Enpirion Power Header (pg 45)</div></div>

Learn more about the Intel Arria 10 SoC Development Kit at:
https://www.altera.com/products/boards_and_kits/dev-kits/altera/arria-10-soc-development-kit.html

Find additional design resources for Intel Arria 10 FPGAs at:
<https://www.altera.com/products/fpga/arria-series/arria-10/support.html>

Find additional design resources for Intel Arria 10 SoCs at:
<https://www.altera.com/products/soc/portfolio/arria-10-soc/support.html>

Find additional design resources for Intel Enpirion Power Solutions at:
www.altera.com/enpirion

Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 1 of 78

THIS PAGE IS INTENTIONALLY LEFT BLANK




Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 2 of 78

THIS PAGE IS INTENTIONALLY LEFT BLANK



Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 3 of 78

Reference Design Block Diagram
(Based on Intel® Arria® 10 SoC Development Kit)




V57.1 Two FMC Slots



Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 4 of 78


Reference Design Clock Connection
(Based on Intel® Arria® 10 SoC Development Kit)



Intel®
Enpirion®
Power
Solutions

Intel® Enpirion® Power Solutions		
Title Intel® Arria® 10 Power Reference Design		
Size B	Document Number XX.XXX	Rev A
Date: Wednesday, March 15, 2017 Sheet 5 of 78		

Reference Design I2C Bus Connection
(Based on Intel® Arria® 10 SoC Development Kit)





Application of two I2C masters in PMVID bus



Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 6 of 78

FMCB (PCIE END-POINT) XCVRs & 2 x SFP + XCVRs






Application	Channel (Bank, number)
PCIE EP	(1C,4);(1C,5);(1D,0);(1D,1); (1D,2);(1D,3);(1D,4);(1D,5)
FMC B Slot DP Transceiver [0:9]	(1C,2);(1C,3);(1C,4);(1C,5); (1D,0);(1D,1);(1D,2);(1D,3); (1D,4);(1D,5);
SFP+ 0 and 1	(1C,0);(1C,1)



Intel® Enpirion® Power Solutions		
Title Intel® Arria® 10 Power Reference Design		
Size B	Document Number XX.XXX	Rev A
Date:	Wednesday, March 15, 2017	Sheet 7 of 78





PCIE RC XCVRs & 2X SGMII XCVRs & FMCB XCVRs




Application	Channel (Bank, number)
PCIE RC	(1E,4);(1E,5);(1F,0);(1F,1); (1F,2);(1F,3);(1F,4);(1F,5)
FMC B Slot DP Transceiver [10:15]	(1G,0);(1G,1);(1G,2);(1G,3); (1G,4);(1G,5);
SGMII A and B	(1E,0);(1E,1)

Intel® Enpirion® Power Solutions		
Title Intel® Arria® 10 Power Reference Design		
Size B	Document Number XX.XXX	Rev A
Date:	Wednesday, March 15, 2017	Sheet 8 of 78


DP & SDI & FMCA XCVRs & SMA XCVR



SMA Connector Interface



RX SMA Connector Interface




Application	Channel (Bank, number)
SMA	(1I, 5)
FMC A Slot DP Transceiver [0:9]	(1H, 0); (1H, 1); (1H, 2); (1H, 3); (1H, 4); (1H, 5); (1I, 0); (1I, 1); (1I, 2); (1I, 3);
SDI	(1J, 5)
Display Port	(1J, 0); (1J, 1); (1J, 2); (1J, 3)

Intel®
Enpirion®
Power
Solutions


Intel® Enpirion® Power Solutions		
Title Intel® Arria® 10 Power Reference Design		
Size B	Document Number XX.XXX	Rev A
Date: Wednesday, March 15, 2017	Sheet 9 of 78	

PCI Express GEN3 X 8 Connector





Intel® Enpirion® Power Solutions		
Title Intel® Arria® 10 Power Reference Design		
Size B	Document Number XX.XXX	Rev A
Date:	Wednesday, March 15, 2017	Sheet 10 of 78




10/100/1000 Ethernet XCVR



Pin	Pin Connection	Setting Bit[2:0]	Definition
CONFIG0	GND	000	MDIO PHY Address bit (2:0) = 000
CONFIG1	GND	000	Enable Pause, PHY Address bits (4:3) = 00
CONFIG2	VDDO (2.5V or 3.3V)	111	1110 = Auto-negotiate, advertise all capabilities, prefer Master 100BASE-x FULL-DUPLEX/Auto-Negotiation enabled, 100BASE-X half-duplex
CONFIG3	GND	000	Disable crossover, Enable 125CLK
CONFIG4	LED_LINK1000	100	Hardware Config Mode Reg (2:0) = 100 SGMII without Clock with SGMII Auto-Neg to copper
CONFIG5	LED_LIN10	110	Disable fiber/copper autosel, disable sleep mode (enable energy detect), Hardware Config Mode Reg (3) = 0
CONFIG6	LED_RX	010	Select MDIO (over 2-wire serial), interrupt polarity = active low, 50-ohm termination for fiber





88E1111-B2-CAA1C000 EOL
88E1111-B2-NDC2C000 Replacement






10/100/1000 Ethernet XCVR


Pin	Pin Connection	Setting Bit[2:0]	Definition
CONFIG0	GND	000	MDIO PHY Address bit (2:0) = 000
CONFIG1	GND	000	Enable Pause, PHY Address bits (4:3) = 00
CONFIG2	VDDO (2.5V or 3.3V)	111	1110 = Auto-negotiate, advertise all capabilities, prefer Master 100BASE-x FULL-DUPLEX/Auto-Negotiation enabled, 100BASE-X half-duplex
CONFIG3	GND	000	Disable crossover, Enable 125CLK
CONFIG4	LED_LINK1000	100	Hardware Config Mode Reg (2:0) = 100 SGMII without Clock with SGMII Auto-Neg to copper
CONFIG5	LED_LIN10	110	Disable fiber/copper autosel, disable sleep mode (enable energy detect), Hardware Config Mode Reg (3) = 0
CONFIG6	LED_RX	010	Select MDIO (over 2-wire serial), interrupt polarity = active low, 50-ohm termination for fiber



88E1111-B2-CAA1C000 EOL
88E1111-B2-NDC2C000 Replacement




Small Form Factor Pluggable Plus (SFP+) Port A



Intel® Enpirion® Power Solutions		
Title Intel® Arria® 10 Power Reference Design		
Size B	Document Number XX.XXX	Rev A
Date:	Wednesday, March 15, 2017	Sheet 13 of 78


Small Form Factor Pluggable Plus (SFP+) Port B



Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 14 of 78



Display Port (x4)

- 1) TX uses diff sstl18 configuration, which is able to meet peak-to-peak differential voltage and common mode voltage spec for DP.
- 2) RX uses LVDS input, but user need to ensure pin voltage at NF receiver end is <1.9v.
- a. If the channel is AC couple, then user need to choose the correct Vbias_RX so that Vpin < 1.9v. The spec is 0 - 2v, which is quite wide. Selecting Vbias_Rx at 2v region will cause NF device to have reliability issue.
- b. If the channel is DC couple, user need to make sure TX common mode voltage + ground reference differences between Tx and Rx will not cause Vpin for NF to be higher than 1.9v.



Intel®
Enpirion®
Power
Solutions


SDI Cable Driver, Equalizer, and SMB




Intel®
Enpirion®
Power
Solutions


Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 16 of 78

FMC (V57.1) PORT A






HPS HILO DDR3/DDR4 IOs



All HPS memory IO pin assignment must be same as Quartus'




HPS Shared IOs



Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 20 of 78

HPS Dedicated IOs



Bootsel bits are configured in Bootflash daughter card

A10SOC_1517


Table 5-1: **BOOTSEL** Values for each Flash Memory Device Selection

BOOTSEL Field Value	Flash Device
0x0	Reserved
0x1	FPGA (HPS-to-FPGA bridge)
0x2	1.8V NAND flash memory
0x3	3.3V NAND flash memory
0x4	1.8V SD/MMC flash memory with external transceiver
0x5	3.3V SD/MMC flash memory with external transceiver
0x6	1.8V SPI or quad SPI flash memory
0x7	3.3V SPI or quad SPI flash memory

Table 7-3: MSEL Pin Settings for Each Configuration Scheme of Arria 10 Devices

Configuration Scheme	V _{CCPGM} (V)	Power-On Reset (POR) Delay	Valid MSEL[2..0]
FPP (x8, x16, and x32)	1.8	Fast	000
		Standard	001
PS	1.8	Fast	000
		Standard	001
AS (x1 and x4)	1.8	Fast	010
		Standard	011
JTAG-based configuration	—	—	Use any valid MSEL pin settings above


10/100/1000 Ethernet - HPS




**Intel®
Enpirion®
Power
Solutions**

NAME	Pin	Value	Description
PHYAD2	35	1	ID = b"111"
PHYAD1	15	1	
PHYAD0	17	1	
MODE3	27	1	RGMI1 (10/100/1000)
MODE2	28	1	
MODE1	31	1	
MODE0	32	1	
ClK125_EN	33	0	No clockoutput
LED_MODE	41	1	single led mode


Connectors of Boot Flash, File Flash, Early Trace, and Fast Trace




External Memory Interface - HPS 40-bit 1GB HiLo Connector



USB Ports






UART







**Intel®
Enpirion®
Power
Solutions**

FPBA 1.8V IOs for File Flash and Debug Port



FPGA IOs for LVDS Links of FMC A Port



Intel®
Enpirion®
Power
Solutions

Intel® Enpirion® Power Solutions

Title

Intel® Arria® 10 Power Reference Design

Size

Document Number

XX.XXX

Rev

A

Date:

Wednesday, March 15, 2017


Sheet

28

of


78

FPGA IOs for LVDS Links of FMC A Port and FMC B Port



Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 29 of 78




FPGA IOs for LVDS Links of FMC B Port




**Intel®
Enpirion®
Power
Solutions**

Intel® Enpirion® Power Solutions			
Title			
Intel® Arria® 10 Power Reference Design			
Size	Document Number		Rev
B	XX.XXX		A
Date:	Wednesday, March 15, 2017	Sheet	30 of 78

FPGA IOs for FPGA Memory Interface



FPGA IOs for FPGA Memory Interface




A10SOC_1517




Intel® Enpirion® Power Solutions		
Title Intel® Arria® 10 Power Reference Design		
Size B	Document Number XX.XXX	Rev A
Date:	Wednesday, March 15, 2017	Sheet 32 of 78

UART Port B




Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 33 of 78


External Memory Interface - HiLo Connector




5M2210 System Controller



FPGAIO for DP_IO, SDI_IO and FMC_3V3IO




On-Board USB Blaster II - Part 1





On-Board USB Blaster II - Part 2

Logic 0 = Device JTAG Bypass
Logic 1 = Device JTAG Enable




USB Blaster Programming Header
(uses JTAG mode only)







PLL (2)




Clock Cleaner





User I/O





20,35 USER_LED_HPS3 USER_LED_HPS3




Clock Resistor Mux





FMC A Clock MUX for TI ADC FMC card




FMC B Clock MUX for TI ADC FMC card







Clock MUX for 3A Bank reference clock




Clock MUX for 3E Bank reference clock



Clock MUX for 3G Bank reference clock




MUX for supporting Altera FMC spec



Intel® Enpirion® Power Solutions			
Title			
Intel® Arria® 10 Power Reference Design			
Size	Document Number		Rev
B	XX.XXX		A
Date:	Wednesday, March 15, 2017	Sheet	43 of 78


Reset Circuit

RESET CIRUIT




Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 44 of 78

I2C MUX




(Based on Intel® Arria® 10 SoC Development Kit)



Intel® Arria® 10 SoC Power Sequence Requirements

(Based on Intel® Arria® 10 SoC Development Kit)

Figure 1: Power-Up Sequence for Arria 10 Devices



1. If the VCC voltage level is different from VCCT_GXB, VCCR_GXB, and orVCCRAM, then ramp VCC first followed by VCCT_GXB, VCCR_GXB, and VCCRAM (In any order) within group 1
2. All Power rails must ramp completely to full rail voltage within the Tramp (0.2ms to 4ms)
- 3.VCCBAT (1.2-1.8V) can be powered up/down at any time and is not shown in the power sequence
- 4.The Power down sequence is the reverse of the power up sequence


THIS PAGE IS INTENTIONALLY LEFT BLANK



Intel® Enpirion® Power Solutions		
Title Intel® Arria® 10 Power Reference Design		
Size B	Document Number XX.XXX	Rev A
Date:	Wednesday, March 15, 2017	Sheet 48 of 78


12V Power PMOS Switches

Input connector for 200W AC/DC adapter




Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 49 of 78

12V to 5V Converter



Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 50 of 78

A schematic diagram showing a resistor labeled R5572. The resistor is represented by a zigzag line. One end of the resistor is connected to a ground symbol (three horizontal lines of decreasing width). The other end of the resistor is connected to a terminal labeled GND_SIGNAL2. The value 0 is written below the resistor, indicating its resistance value.




Intel® Enpirion® Power Solutions			
Title			
Intel® Arria® 10 Power Reference Design			
Size	Document Number		Rev
B	XX.XXX		A
Date:	Wednesday, March 15, 2017	Sheet 51 of 78	

THIS PAGE IS INTENTIONALLY LEFT BLANK



Intel® Enpirion® Power Solutions		
Title Intel® Arria® 10 Power Reference Design		
Size B	Document Number XX.XXX	Rev A
Date:	Wednesday, March 15, 2017	Sheet 52 of 78

3V3 to 2V5 Converter



Connect the output cap to the GND plane through multiple vias


Connect the input cap to the GND plane through multiple vias. (see the Gerber files)

A single through-hole test point connects the AGND pin to the GND plane.




Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 53 of 78

3.3V to 1.8V Converter




Intel® Enpirion® Power Solutions			
Title			
Intel® Arria® 10 Power Reference Design			
Size	Document Number		Rev
B	XX.XXX		A
Date:	Wednesday, March 15, 2017	Sheet	54 of 78

Intel® Arria® 10 12V,3V3 and 1V8 PMOS Switches



12V to 0V9 Converter



Intel®
Enpirion®
Power
Solutions


Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 56 of 78

THIS PAGE IS INTENTIONALLY LEFT BLANK




Intel® Enpirion® Power Solutions			
Title Intel® Arria® 10 Power Reference Design			
Size B	Document Number XX.XXX		Rev A
Date:	Wednesday, March 15, 2017	Sheet 57 of 78	

3.3V to 0.9V Converter



For a PWM application RLLM pin can float,
and LLM/SYNC has to be tied to GND.

VIN = 2.4 - 6.6 VDC




A single through-hole test
point connects the AGND
pin to the GND plane.



Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 58 of 78


3.3V to 0.9V Converter (HPS Core)

Optional EAOUT test point
is used for monitoring
purposes only.



Intel® Enpirion® Power Solutions			
Title			
Intel® Arria® 10 Power Reference Design			
Size	Document Number		Rev
B	XX.XXX		A
Date:	Wednesday, March 15, 2017	Sheet	59 of 78

3.3V to 1.0V Converter




THIS PAGE IS INTENTIONALLY LEFT BLANK




Intel® Enpirion® Power Solutions			
Title Intel® Arria® 10 Power Reference Design			
Size B	Document Number XX.XXX		Rev A
Date:	Wednesday, March 15, 2017	Sheet 61 of 78	1

3.3V to HPS HILO VDD Converter



Intel® Enpirion® Power Solutions			
Title			
Intel® Arria® 10 Power Reference Design			
Size	Document Number		Rev
B	XX.XXX		A
Date:	Wednesday, March 15, 2017	Sheet	62 of 78

3.3V to HILO VDD Converter




Connect the input and output caps to the GND plane through multiple vias.



A single through-hole via/test point connects AGND pin to the GND plane.

Intel® Enpirion® Power Solutions			
Title			
Intel® Arria® 10 Power Reference Design			
Size	Document Number		Rev
B	XX.XXX		A
Date:	Wednesday, March 15, 2017	Sheet	63 of 78

3.3V to HILO VDDQ Converter




A single through-hole via/test point connects AGND pin to the GND plane.

Connect the input and output caps to the GND plane through multiple vias.


Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 64 of 78

FMC 3.3V PMOS Switches



Intel® Enpirion® Power Solutions		
Title Intel® Arria® 10 Power Reference Design		
Size B	Document Number XX.XXX	Rev A
Date: Wednesday, March 15, 2017		
Sheet 65 of 78		


3.3V to FMC A VADJ Converter



TP108 A single through-hole via/test point connects AGND pin to the GND plane.

Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 66 of 78

3.3V to FMC B VADJ Converter




A circuit diagram showing a blue wire connected to ground. A probe labeled TP98 is connected to the blue wire.

A single through-hole via/test point connects AGND pin to the GND plane.


Intel® Enpirion® Power Solutions			
Title			
Intel® Arria® 10 Power Reference Design			
Size	Document Number		Rev
B	XX.XXX		A
Date:	Wednesday, March 15, 2017	Sheet 67 of 78	

2.5V and 1.8V IO Switches





Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 68 of 78

3.3V IO Switches



Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 69 of 78

3.3V and 1.8V Discharge Load




50us Discharge time



Intel® Enpirion® Power Solutions		
Title Intel® Arria® 10 Power Reference Design		
Size B	Document Number XX.XXX	Rev A
Date: Wednesday, March 15, 2017	Sheet 70	of 78


I2C Current ADC (A)



Intel®
Enpirion®
Power
Solutions


Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 71 of 78

User DC Card 3.3V Current Sensors




Intel® Enpirion® Power Solutions			
Title Intel® Arria® 10 Power Reference Design			
Size B	Document Number XX.XXX		Rev A
Date:	Wednesday, March 15, 2017	Sheet	72 of 78

I2C Power ADC, DAC Controller





Intel® Enpirion® Power Solutions			
Title			
Intel® Arria® 10 Power Reference Design			
Size	Document Number		Rev
B	XX.XXX		A
Date:	Wednesday, March 15, 2017	Sheet	73 of 78

Intel® Arria® 10 Power Inputs





Intel® Arria® 10 Ground Connections



Reference Design Intel® Arria® 10 Core (VCC) Power Decoupling

(Based on Intel® Arria® 10 SoC Development Kit)


0.95V HPS is for boost mode



Intel® Enpirion® Power Solutions		
Title		
Intel® Arria® 10 Power Reference Design		
Size	Document Number	Rev
B	XX.XXX	A
Date:	Wednesday, March 15, 2017	Sheet 76 of 78

Reference Design IO Power Decoupling

(Based on Intel® Arria® 10 SoC Development Kit)



Intel® Enpirion® Power Solutions			
Title Intel® Arria® 10 Power Reference Design			
Size B	Document Number XX.XXX		Rev A
Date:	Wednesday, March 15, 2017	Sheet	77 of 78

THIS PAGE IS INTENTIONALLY LEFT BLANK



Intel® Enpirion® Power Solutions		
Title Intel® Arria® 10 Power Reference Design		
Size B	Document Number XX.XXX	Rev A
Date:	Wednesday, March 15, 2017	Sheet 78 of 78