



# AN 797: Partially Reconfiguring a Design

---

## on Intel<sup>®</sup> Arria<sup>®</sup> 10 GX FPGA Development Board

Updated for Intel<sup>®</sup> Quartus<sup>®</sup> Prime Design Suite: **20.3**



[Subscribe](#)

[Send Feedback](#)

**AN-797 | 2020.12.11**


Latest document on the web: [PDF](#) | [HTML](#)



## Contents

---

<b>Partially Reconfiguring a Design on Intel® Arria® 10 GX FPGA Development Board.....</b>	<b>3</b>
Reference Design Requirements.....	3
Reference Design Overview.....	4
Reference Design Files.....	4
Reference Design Walkthrough.....	5
Step 1: Getting Started.....	5
Step 2: Creating a Design Partition.....	6
Step 3: Allocating Placement and Routing Region for a PR Partition.....	7
Step 4: Adding the Partial Reconfiguration Controller IP.....	9
Step 5: Defining Personas.....	11
Step 6: Creating Revisions .....	13
Step 7: Compiling the Base Revision.....	14
Step 8: Preparing PR Implementation Revisions.....	15
Step 9: Programming the Board.....	16
Modifying an Existing Persona.....	18
Adding a New Persona to the Design.....	18
AN 797: Partially Reconfiguring a Design on Intel Arria 10 GX FPGA Development Board	
Revision History.....	19



## Partially Reconfiguring a Design on Intel® Arria® 10 GX FPGA Development Board

---

This application note demonstrates transforming a simple design into a partially reconfigurable design and implementing the design on the Intel® Arria® 10 GX FPGA development board.

The partial reconfiguration (PR) feature allows you to reconfigure a portion of the FPGA dynamically, while the remaining FPGA design continues to function. You can create multiple personas for a particular region in your design, without impacting operation in areas outside this region. This methodology is effective in systems where multiple functions time-share the same FPGA device resources. The current version of the software introduces a new and simplified compilation flow for partial reconfiguration.

Partial reconfiguration has the following advantages over a flat design:

- Allows run-time design reconfiguration
- Increases scalability of the design
- Reduces system down-time
- Supports dynamic time-multiplexing functions in the design
- Lowers cost and power consumption through efficient use of board space

Implementation of this reference design requires basic familiarity with the Intel Quartus® Prime FPGA implementation flow and knowledge of the primary Intel Quartus Prime project files. This tutorial uses the Intel Arria 10 GX FPGA development board on the bench, outside of the PCIe\* slot in your workstation.

### Related Information

- [Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration](#)
- [Intel Arria 10 FPGA Development Kit User Guide](#)

## Reference Design Requirements


This reference design requires the following:

- Installation and basic familiarity with the Intel Quartus Prime Pro Edition software version 20.3 design flow and project files for the design implementation.
- Connection with the Intel Arria 10 GX FPGA development board on the bench.

## Reference Design Overview

This reference design consists of one 32-bit counter. At the board level, the design connects the clock to a 50 MHz source, and connects the output to four LEDs on the FPGA. Selecting the output from the counter bits in a specific sequence causes the LEDs to blink at a specific frequency.

**Figure 1. Flat Reference Design without PR Partitioning**



## Reference Design Files

The partial reconfiguration tutorial is available in the following location:

<https://github.com/intel/fpga-partial-reconfig>

To download the tutorial:

1. Click **Clone or download**.
2. Click **Download ZIP**. Unzip the `fpga-partial-reconfig-master.zip` file.
3. Navigate to the `tutorials/a10_pcie_devkit_blinking_led` sub-folder to access the reference design.

The `flat` folder consists of the following files:


**Table 1. Reference Design Files**

File Name	Description
<code>top.sv</code>	Top-level file containing the flat implementation of the design. This module instantiates the <code>blinking_led</code> sub-partition and the <code>top_counter</code> module.
<code>top_counter.sv</code>	Top-level 32-bit counter that controls LED[1] directly. The registered output of the counter controls LED[0], and also powers LED[2] and LED[3] via the <code>blinking_led</code> module.
<code>blinking_led.sdc</code>	Defines the timing constraints for the project.
<code>blinking_led.sv</code>	This module acts as the PR partition. The module receives the registered output of <code>top_counter</code> module, which controls LED[2] and LED[3].
<code>blinking_led.qpf</code>	Intel Quartus Prime project file containing the list of all the revisions in the project.
<code>blinking_led.qsf</code>	Intel Quartus Prime settings file containing the assignments and settings for the project.



*Note:* The `pr` folder contains the complete set of files you create using this application note. Reference these files at any point during the walkthrough.

**Figure 2. Reference Design Files**



## Reference Design Walkthrough

The following steps describe the application of partial reconfiguration to a flat design. The tutorial uses the Intel Quartus Prime Pro Edition software for the Intel Arria 10 GX FPGA development board:

- [Step 1: Getting Started](#) on page 5
- [Step 2: Creating a Design Partition](#) on page 6
- [Step 3: Allocating Placement and Routing Region for a PR Partition](#) on page 7
- [Step 4: Adding the Partial Reconfiguration Controller IP](#) on page 9
- [Step 5: Defining Personas](#) on page 11
- [Step 6: Creating Revisions](#) on page 13
- [Step 7: Compiling the Base Revision](#) on page 14
- [Step 8: Preparing PR Implementation Revisions](#) on page 15
- [Step 9: Programming the Board](#) on page 16

### Step 1: Getting Started

To copy the reference design files to your working environment and compile the `blinking_led` flat design:

1. Create a directory in your working environment, `a10_pcie_devkit_blinking_led_pr`.
2. Copy the downloaded `tutorials/a10_pcie_devkit_blinking_led/flat` sub-folder to the directory, `a10_pcie_devkit_blinking_led_pr`.
3. In the Intel Quartus Prime Pro Edition software, click **File** ► **Open Project** and select `blinking_led.qpf`.
4. To compile the flat design, click **Processing** ► **Start Compilation**.


## Step 2: Creating a Design Partition

You must create design partitions for each PR region that you want to partially reconfigure. You can create any number of independent partitions or PR regions in your design. This tutorial creates a design partition for the `u_blinking_led` instance.

To create design partition for partial reconfiguration:

1. Right-click the `u_blinking_led` instance in the **Project Navigator**, and then click **Design Partition** ► **Reconfigurable**. A design partition icon appears next to each instance that is set as a partition.

**Figure 3. Creating Design Partitions from Project Navigator**




2. To view and edit all design partitions in the project, click **Assignments** ► **Design Partitions Window**. The design partition appears on the **Assignments View** tab of the Design Partitions Window.



*Note:* When you create a partition, the Intel Quartus Prime software automatically generates a partition name based on the instance name and hierarchy path. This default partition name can vary with each instance.

3. Edit the partition name in the Design Partitions Window by double-clicking the name. For this reference design, rename the partition name to `pr_partition`.
4. To export the finalized static region from the base revision compile, double-click the entry for `root_partition` in the **Post Final Export File** column, and type `blinking_led_static.qdb`.

**Figure 4. Design Partitions Window**



Verify that the `blinking_led.qsf` contains the following assignments, corresponding to your reconfigurable design partition:

```
set_instance_assignment -name PARTITION pr_partition -to \
    u_blinking_led -entity top
set_instance_assignment -name PARTIAL_RECONFIGURATION_PARTITION ON \
    -to u_blinking_led -entity top
set_instance_assignment -name EXPORT_PARTITION_SNAPSHOT_FINAL \
    blinking_led_static.qdb -to | -entity top
```


### Step 3: Allocating Placement and Routing Region for a PR Partition

For every base revision you create, the PR design flow uses your PR partition region allocation to place the corresponding persona core in the reserved region. To locate and assign the PR region in the device floorplan for your base revision:

1. Right-click the `u_blinking_led` instance in the **Project Navigator** and click **Logic Lock Region > Create New Logic Lock Region**.
2. To view the Logic Lock in the Chip Planner floorplan, right-click the **Region Name**, and then click **Locate Node > Locate in Chip Planner**.
3. To define the properties of the Logic Lock region, click **Assignments > Logic Lock Regions Window**.
4. Specify the placement region co-ordinates in the **Origin** column. The origin corresponds to the lower-left corner of the region. For example, to set a placement region with (X1 Y1) co-ordinates as (69 10), specify the **Origin** as X69\_Y10. The Intel Quartus Prime software automatically calculates the (X2 Y2) co-ordinates (top-right) for the placement region from the height and width you specify.

Note: This tutorial uses the (X1 Y1) co-ordinates - (69 10), and a height and width of 20 for the placement region. You can define any value for the placement region, as long as the region covers the blinking\_led logic.


Figure 5. blinking\_led in Chip Planner



5. Enable the **Reserved** and **Core-Only** options.
6. Double-click the **Routing Region** option. The **Logic Lock Routing Region Settings** dialog box appears.
7. Select **Fixed with expansion** for the **Routing type** and click **OK**. Selecting this option automatically assigns an expansion length of 1.

Note: The routing region must be larger than the placement region, to provide extra flexibility for the Fitter when the engine routes different personas.

Figure 6. Logic Lock Regions Window







Verify that the `blinking_led.qsf` contains the following assignments, corresponding to your floorplanning:

```
set_instance_assignment -name PLACE_REGION "X69 Y10 X88 Y29" -to u_blinking_led
set_instance_assignment -name RESERVE_PLACE_REGION ON -to u_blinking_led
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to u_blinking_led
set_instance_assignment -name ROUTE_REGION "X68 Y9 X89 Y30" -to u_blinking_led
```


## Step 4: Adding the Partial Reconfiguration Controller IP

The Partial Reconfiguration Controller Intel Arria 10/Cyclone 10 FPGA IP interfaces with the Intel Arria 10 or Intel Cyclone 10 GX PR control block to manage the bitstream source.

Follow these steps to add the IP core to your Intel Quartus Prime project:

1. Type `Partial Reconfiguration` in the IP Catalog (**Tools** ► **IP Catalog**).
2. Double-click **Partial Reconfiguration Controller Intel Arria 10/Cyclone 10 FPGA IP**.
3. In the **Create IP Variant** dialog box, type `pr_ip` as the **File Name**, and then click **Create**. The parameter editor appears.
4. Turn on **Use as partial reconfiguration internal host**, **Enable JTAG debug mode**, and **Enable freeze interface**. Turn off **Enable Avalon-MM slave interface**. Select **16** bits for the **Input data width**.

Figure 7. Partial Reconfiguration Controller IP Core Parameters



- Click **File** ► **Save**, and exit the parameter editor without generating the system. The parameter editor generates the `pr_ip.ip` IP variation file and adds the file to the `blinking_led` project.

*Note:* a. If you are copying the `pr_ip.ip` file from the `pr` folder, manually edit the `blinking_led.qsf` file to include the following line:

```
set_global_assignment -name IP_FILE pr_ip.ip
```

- Place the `IP_FILE` assignment after the `SDC_FILE` assignments (`jtag.sdc` and `blinking_led.sdc`) in your `blinking_led.qsf` file. This ordering ensures appropriate constraining of the Partial Reconfiguration Controller IP core.

*Note:* To detect the clocks, the `.sdc` file for the PR IP must follow any `.sdc` that creates the clocks that the IP core uses. You facilitate this order by ensuring the `.ip` file for the PR IP core comes after any `.ip` files or `.sdc` files that you use to create these clocks in the `.qsf` file for your Intel Quartus Prime project revision. For more information, refer to the "Partial Reconfiguration IP Solutions User Guide" chapter of *Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration*.

## Related Information

Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration

## Updating the Top-Level Design


To update the `top.sv` file with the `PR_IP` instance:

1. To add the `pr_ip` instance to the top-level design, uncomment the following code block in `top.sv` file:

```
pr_ip u_pr_ip
(
  .clk          (clock),
  .nreset      (1'b1),
  .freeze      (freeze),
  .pr_start    (1'b0),           // ignored for JTAG
  .status      (pr_ip_status),
  .data        (16'b0),
  .data_valid  (1'b0),
  .data_ready  ()
);
```

2. Save the file.

**Figure 8. Partial Reconfiguration IP Core Integration**



## Step 5: Defining Personas

This reference design defines three separate personas for the single PR partition. To define and include the personas in your project:

1. Create three SystemVerilog files, `blinking_led.sv`, `blinking_led_slow.sv`, and `blinking_led_empty.sv` in your working directory for the three personas.

- Note:*
- `blinking_led.sv` is already available as part of the files you copy from the `flat/` sub-directory. You can simply reuse this file.
  - If you create the SystemVerilog files from the Intel Quartus Prime Text Editor, disable the **Add file to current project** option, when saving the files.



**Table 2. PR Persona Definitions**

File Name	Description	Code
blinking_led.sv	Default persona with same design as the flat implementation	<pre> `timescale 1 ps / 1 ps `default_nettype none  module blinking_led (   // clock   input wire clock,   input wire [31:0] counter,    // Control signals for the LEDs   output wire led_two_on,   output wire led_three_on );    localparam COUNTER_TAP = 23;    reg led_two_on_r;   reg led_three_on_r;    assign led_two_on = led_two_on_r;   assign led_three_on = led_three_on_r;    always_ff @(posedge clock)   begin     led_two_on_r &lt;= counter[COUNTER_TAP];     led_three_on_r &lt;= counter[COUNTER_TAP];   end  endmodule </pre>
blinking_led_slow.sv	LEDs blink slower	<pre> `timescale 1 ps / 1 ps `default_nettype none  module blinking_led_slow (   // clock   input wire clock,   input wire [31:0] counter,    // Control signals for the LEDs   output wire led_two_on,   output wire led_three_on );    localparam COUNTER_TAP = 27;    reg led_two_on_r;   reg led_three_on_r;    assign led_two_on = led_two_on_r;   assign led_three_on = led_three_on_r;    always_ff @(posedge clock)   begin     led_two_on_r &lt;= counter[COUNTER_TAP];     led_three_on_r &lt;= counter[COUNTER_TAP];   end  endmodule </pre>
blinking_led_empty.sv	LEDs stay ON	<pre> `timescale 1 ps / 1 ps `default_nettype none  module blinking_led_empty(   // clock   input wire clock,   input wire [31:0] counter,    // Control signals for the LEDs   output wire led_two_on,   output wire led_three_on );    // LED is active low   assign led_two_on = 1'b0;   assign led_three_on = 1'b0;  endmodule </pre>



## Related Information

[Step 2: Creating a Design Partition](#) on page 6

## Step 6: Creating Revisions

The PR design flow uses the project revisions feature in the Intel Quartus Prime software. Your initial design is the base revision, where you define the static region boundaries and reconfigurable regions on the FPGA.

From the base revision, you create multiple revisions. These revisions contain the different implementations for the PR regions. However, all PR implementation revisions use the same top-level placement and routing results from the base revision.

To compile a PR design, you must create a PR implementation revision for each persona. In addition, you must assign revision types for each of the revisions. There are the following revision types:

- Partial Reconfiguration - Base
- Partial Reconfiguration - Persona Implementation

The following table lists the revision name and the revision type for each of the revisions:

**Table 3. Revision Names and Types**

Revision Name	Revision Type
blinking_led.qsf	Partial Reconfiguration - Base
blinking_led_default.qsf	Partial Reconfiguration - Persona Implementation
blinking_led_slow.qsf	Partial Reconfiguration - Persona Implementation
blinking_led_empty.qsf	Partial Reconfiguration - Persona Implementation

## Setting the Base Revision Type

1. Click **Project > Revisions**.
2. Ensure that the **blinking\_led** revision is set as the current revision.
3. To set the revision type for **blinking\_led**, double-click the **Revision Type** cell, select **Partial Reconfiguration - Base**, and click **OK**.
4. Verify that the **blinking\_led.qsf** now contains the following assignment:

```
##blinking_led.qsf  
set_global_assignment -name REVISION_TYPE PR_BASE
```


## Creating Implementation Revisions

1. To open the **Revisions** dialog box, click **Project > Revisions**.
2. To create a new revision, double-click **<<new revision>>**.
3. In **Revision name**, specify **blinking\_led\_default** and select **blinking\_led** for **Based on revision**.
4. For the **Revision type**, select **Partial Reconfiguration - Persona Implementation**.

5. Disable **Set as current revision**. Ensure that **This project uses a Partition Database (.qdb) file for the root partition** is disabled.

*Note:* You can add the static region .qdb file by turning on **This project uses a Partition Database (.qdb) file for the root partition**, and then specifying the static region .qdb file name.

**Figure 9. Create Revision Dialog Box**



6. Similarly, set the **Revision type** for the other revisions:
  - `blinking_led_slow`—select **Partial Reconfiguration - Persona Implementation**.
  - `blinking_led_empty`—select **Partial Reconfiguration - Persona Implementation**.
7. Verify that each .qsf file now contains the following assignments:

```
set_global_assignment -name REVISION_TYPE PR_IMPL
set_instance_assignment -name QDB_FILE_PARTITION place_holder -to |
set_instance_assignment -name ENTITY_REBINDING place_holder -to
u_blinking_led
```

where, `place_holder` is the default entity name for the newly created PR implementation revision.

## Step 7: Compiling the Base Revision

1. Set `blinking_led` as the **Current Revision**.
2. Open the `blinking_led.qsf` and ensure the file contains the following assignments:

```
set_global_assignment -name GENERATE_PR_RBF_FILE ON
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF
```



These assignments allow the assembler to automatically generate the required PR bitstreams.

- To compile the base revision, click **Processing > Start Compilation**. Alternatively, the following command compiles the base revision:

```
quartus_sh --flow compile blinking_led -c blinking_led
```

On successful compilation, the `blinking_led_static.qdb` file generates in the project directory by default.

### Related Information


- [Floorplan the Design](#)
- [Applying Floorplan Constraints Incrementally](#)

## Step 8: Preparing PR Implementation Revisions

You must prepare the PR implementation revisions before you can compile and generate the PR bitstream for device programming. This setup includes adding the static region `.qdb` file as the source file for each implementation revision. In addition, you must specify the corresponding entity of the PR region.

- To set the current revision, click **Project > Revisions**, select **blinking\_led\_default** as the **Revision name**, and then click **Set Current**.
- To verify the correct source for each implementation revision, click **Project > Add/Remove Files in Project**. The `blinking_led.sv` file appears in the file list.

Figure 10. Add/Remove Files in Project




- Repeat steps 1 through 2 to verify or add the following for other implementation revision source files:

Implementation Revision Name	Source File
blinking_led_default	blinking_led.sv
blinking_led_empty	blinking_led_empty.sv
blinking_led_slow	blinking_led_slow.sv

- Set **blinking\_led\_default** as the current revision.
- To set the `.qdb` file associated with the root partition, click **Assignments > Design Partitions Window**. Double-click the **Partition Database File** cell and specify the `blinking_led_static.qdb` file.

- In the **Entity Re-binding** cell, specify the entity name of each PR partition that you change in the implementation revision. For the `blinking_led_default` implementation revision, specify the `blinking_led` name. This assignment overwrites the `u_blinking_led` instance from the base revision compile with the new `blinking_led` entity.

**Figure 11. Specifying Partition Database File and Entity Rebinding**



Alternatively, the following command assigns this file:

```
set_instance_assignment -name QDB_FILE_PARTITION \
    blinking_led_static.qdb -to |
```

- Repeat steps 4 through 6 to assign the same settings for the other revisions:

**Table 4. Implementation Revision Entity Rebinding**

Implementation Revision Name	Entity Re-binding
<code>blinking_led_default</code>	<code>blinking_led</code>
<code>blinking_led_slow</code>	<code>blinking_led_slow</code>
<code>blinking_led_empty</code>	<code>blinking_led_empty</code>

- To compile the design, click **Processing > Start Compilation**. Alternatively, the following command compiles this project:

```
quartus_sh --flow compile blinking_led -c blinking_led_default
```

- Repeat steps 1 through 8 to prepare `blinking_led_slow` and `blinking_led_empty` implementation revisions.

*Note:* You can specify any Fitter specific settings that you want to apply during the PR implementation compilation. Fitter specific settings impact only the fit of the persona, without affecting the imported static region.

## Step 9: Programming the Board

### Before you begin:

- Connect the power supply to the Intel Arria 10 GX FPGA development board.
- Connect the Intel FPGA Download Cable between your PC USB port and the Intel FPGA Download Cable port on the development board.

*Note:* This tutorial utilizes the Intel Arria 10 GX FPGA development board on the bench, outside of the PCIe slot in your host machine.





To run the design on the Intel Arria 10 GX FPGA development board:

1. Open the Intel Quartus Prime software and click **Tools** ► **Programmer**.
2. In the Programmer, click **Hardware Setup** and select an Intel FPGA download cable.
3. Click **Auto Detect** and select the device, **10AX115S2**.
4. Click **OK**. The Intel Quartus Prime software detects and updates the Programmer with the three FPGA chips on the board.
5. Select the **10AX115S2** device, click **Change File** and load the `blinking_led_default.sof` file.
6. Enable **Program/Configure** for `blinking_led_default.sof` file.
7. Click **Start** and wait for the progress bar to reach 100%.
8. Observe the LEDs on the board blinking at the same frequency as the original flat design.
9. To program only the PR region, right-click the `blinking_led_default.sof` file in the Programmer and click **Add PR Programming File**.
10. Select the `blinking_led_default.pr_partition.rbf` file.
11. Disable **Program/Configure** for `blinking_led_default.sof` file.
12. Enable **Program/Configure** for `blinking_led_slow.pr_partition.rbf` file and click **Start**. On the board, observe `LED[0]` and `LED[1]` continuing to blink. When the progress bar reaches 100%, `LED[2]` and `LED[3]` blink slower.
13. To re-program the PR region, right-click the `.rbf` file in the Programmer and click **Change PR Programming File**.
14. Select the `.rbf` files for the other two personas to observe the behavior on the board. Loading the `blinking_led_default.pr_partition.rbf` file causes the LEDs to blink at a specific frequency, and loading the `blinking_led_empty.pr_partition.rbf` file causes the LEDs to stay ON.





Figure 12. Programming the Intel Arria 10 GX FPGA Development Board



## Troubleshooting PR Programming Errors

Ensuring proper setup of the Intel Quartus Prime Programmer and connected hardware helps to avoid any errors during PR programming.

If you face any PR programming errors, refer to "Troubleshooting PR Programming Errors" in the *Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration* for step-by-step troubleshooting tips.

### Related Information

[Troubleshooting PR Programming Errors](#)

## Modifying an Existing Persona

You can change an existing persona, even after fully compiling the base revision.

For example, to cause the `blinking_led_slow` persona to blink even slower:

1. In the `blinking_led_slow.sv` file, modify the `COUNTER_TAP` parameter from 27 to 28.
2. Recompile only the `blinking_led_slow` revision. There is no requirement to modify or recompile the other revisions.

## Adding a New Persona to the Design

After fully compiling your base revisions, you can still add new personas and individually compile these personas.



For example, to define a new persona that keeps one LED on and the other LED off:

1. Copy `blinking_led_empty.sv` to `blinking_led_wink.sv`.
2. In the `blinking_led_wink.sv` file, modify the assignment, assign `led_three_on = 1'b0;` to assign `led_three_on = 1'b1;`.
3. Create a new implementation revision, `blinking_led_wink`, as [Creating Implementation Revisions](#) on page 13 describes.

*Note:* The `blinking_led_wink` revision must use the `blinking_led_wink.sv` file, and use the `blinking_led_wink` in the entity rebinding assignment.

4. Compile the revision by clicking **Processing** > **Start Compilation**.

### Related Information

[Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration](#)

## AN 797: Partially Reconfiguring a Design on Intel Arria 10 GX FPGA Development Board Revision History

Date	Intel Quartus Prime Version	Changes
2020.12.11	20.3	<ul style="list-style-type: none"> <li>• Corrected link in "Partially Reconfiguring a Design on Intel Arria 10 GX FPGA Development Board" topic.</li> <li>• Deleted repeated sentence in "Creating a Design Partition" topic.</li> <li>• Added link to "Adding the Partial Reconfiguration Controller IP" topic.</li> <li>• Corrected typo in "Compiling the Base Revision" topic.</li> <li>• Added figure title to "Preparing PR Implementation Revisions." topic.</li> </ul>
2020.12.07	20.3	<ul style="list-style-type: none"> <li>• Updated version support to 20.3.</li> <li>• Corrected IP name in "Adding the Partial Reconfiguration IP Core" topic.</li> <li>• Updated steps in "Creating Implementation Revisions" topic.</li> </ul>
2019.09.10	19.1	Corrected typos in "Adding the Partial Reconfiguration Controller IP" topic.
2019.07.15	19.1	<ul style="list-style-type: none"> <li>• Updated version support to 19.1.</li> <li>• Updated default <code>.qdb</code> export location from <code>output_files</code> to project directory.</li> <li>• Updated for changes to Design Partition command submenu changes, including change of "periphery reuse core" to "reserved core."</li> <li>• Updated references to the name of Partial Reconfiguration Controller Intel Arria 10/Cyclone 10 FPGA IP.</li> <li>• Updated QSF examples for latest version.</li> <li>• Updated all screenshots for latest version.</li> <li>• Removed statement about "new" simplified flow. This flow is no longer new.</li> <li>• Updated references to <i>Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration</i>.</li> </ul>
2018.09.24	18.1	<ul style="list-style-type: none"> <li>• Updated sections - <i>Step 2: Creating a Design Partition, Step 7: Compiling the Base Revision and Exporting the Static Region, and Step 8: Preparing PR Implementation Revisions</i> with the new PR flow that eliminates the need for manual export of finalized snapshot of the static region.</li> <li>• Other minor text edits and image updates.</li> </ul>
<i>continued...</i>		



Date	Intel Quartus Prime Version	Changes
2018.05.07	18.0	<ul style="list-style-type: none"><li>• Compilation flow change</li><li>• Other minor text edits</li></ul>
2017.11.06	17.1	<ul style="list-style-type: none"><li>• Updated the <i>Reference Design Requirements</i> section with software version</li><li>• Updated the <i>Flat Reference Design without PR Partitioning</i> figure with design block changes</li><li>• Updated the <i>Reference Design Files</i> table with information on the <code>Top_counter.sv</code> module</li><li>• Updated the <i>Partial Reconfiguration IP Core Integration</i> figure with design block changes</li><li>• Updated the figures - <i>Design Partitions Window</i> and <i>Logic Lock Regions Window</i> to reflect the new GUI</li><li>• Text edits</li></ul>
2017.05.08	17.0	<ul style="list-style-type: none"><li>• Updated software version in <i>Reference Design Requirements</i> section</li><li>• Added information about enable freeze interface option in <i>Step 4: Adding the Partial Reconfiguration IP Core</i> section</li><li>• Added information on the importance of SDC ordering in <i>Step 4: Adding the Partial Reconfiguration IP Core</i> section</li><li>• Added an overview on base, synthesis, and implementation revisions in <i>Step 6: Creating Revisions</i> section</li><li>• Text edits</li></ul>
2016.12.21	16.1	Initial release of the document