

Customer Success

Siemens: Networks & Telecoms

If a picture is worth a thousand words, an executable model is worth a thousand pictures



PROBLEM STATEMENT: Optimizing the Design for Performance, Power, and Cost

When designing a highly complex 100 Mbps Ethernet design, there are many variables in the architecture that can greatly impact system-level performance and cost. In the past, architectural comparison utilized computations and Excel table analysis based on the extensive experience of the system architects. But relying on spreadsheet analysis and designer experience can limit the number of configurations considered. By moving to an automated process for creation and comparison, a greater number of test cases can be accurately evaluated. The goal is finding the optimum combination of design variables to achieve the best performance without unnecessary design expense, such as over-designed components.

Siemens IA & DT

Siemens, founded 160 years ago, is one of the world's largest and most respected companies in the field of electrical engineering and electronics. Over 419,000 employees develop and manufacture products, design and create complex systems and plants, and provide customized services. The company supports customers in more than 190 countries with innovative technologies and wide-ranging expertise.

This case study was completed by the Siemens IA & DT (Industrial Technology and Drive Technologies) Divisions. These divisions focus on providing state-of-the-art solutions for electronic manufacturing and process industries. As the leading provider of industry software, they optimize entire value-added chains of manufacturing companies—from product design and development to production, sales, and service.

Market Background

The 100 Mbps Ethernet switch design was developed in the context of Industrial Ethernet technologies. Powerful and efficient communication networks with a wide range can be installed via Industrial Ethernet. A multitude

of intranet, extranet, and internet features—already available in today's office environment—can also be used in production and process automation. Ethernet technology—successful for many years in connection with switching, full duplex, and autosensing—allows users to adjust the required performance within the network to their exact requirements. With Industrial Ethernet, a powerful area and cell network is available for industrial applications, in line with standards IEEE 802.3 (Ethernet) and 802.11 (wireless LAN). Today, with over 80% market share, it is now the most common network within the worldwide LAN environment.

100 Mbps Ethernet Switch

In order to evaluate the benefits of moving to a new, ESL-based methodology, designers at Siemens took an existing 100 Mbps Ethernet switch design and created an executable architectural specification. Intel® CoFluent™ Studio was selected for their ESL methodology. The toolset was utilized from system definition to architectural exploration. Intel® CoFluent™ Studio enabled them to construct the system very quickly. By varying mapping of the functional model to the platform model, a number of possible architectures were created for the test case.

BUSINESS BENEFITS

- Explore architectures and optimize performance early in design stage
- Generate and validate multiple candidate architectures
- Determine system-level bottlenecks before implementation stage
- Reduce the risk of redesign
- Accelerate the entire design process

DESIGN ACCOMPLISHMENTS

- Determined the bus width and requirements for the various architectures
- Accurately sized the memory by analyzing various traffic scenarios, such as burst traffic
- Increased system performance by separating the address table and the VLAN table memory from the frame memory
- Accurately compared frame latencies to determine which scheduling algorithm provides the optimum performance

The following steps were used for the functional modeling:

- Analyze and model the environment of the whole system
- Define the system's boundary with its inputs and outputs
- Specify the system's behavior according to the suitable viewpoints
- Generate SystemC code for simulation and verify the behavior

Ten different architectural models were designed. The architectures were compared to analyze their pros and cons.

In the past, architectural comparison utilized computations and Excel table analysis based on the extensive experience of the system architects. Reviewing the results of this test case has given the team confidence in the ESL methodology. Intel® CoFluent™ Studio will be used for future designs.

Results

Intel® CoFluent™ Studio toolset was used to construct the system very quickly. Its unique functionality enabled efficiently studying the performance issues in the case study, such as the memory size and the bus width. It took approximately two months to create five refined functional models and verify their behavior. The functional models were mapped to the platform models and all of the performance data was extracted in two weeks' time. The automatic mapping and analysis tools enabled reaching these goals very quickly.

The performance analysis concluded that separating the address table and the VLAN table memory from the frame memory increases system performance. The bus width between the frame memory and the processing units can be shortened. The memory size requirement was found to be similar in all of the architectures. The performance data was obtained from the simulation, so it is much more precise compared to static analysis methods.

Analyzing the simulation results showed that the critical point in the system is the buffer that can store the incoming frames. The platform element that can represent the buffer is memory. Creating the memory becomes the focus throughout the switch design.


The address table and the VLAN table were identified as critical bottlenecks. Creating different architectural solutions enabled determining the best architecture for the hardware implementation. By removing the table memory from the frame memory and creating a separate bus, the bus width between the processing unit and the frame buffer memory can be shortened.

Apart from the memory, additional system parameters were investigated as well. Using the hashing method to organize the address table and the VLAN table was considered. The relation between the maximal hash times and the table bus width was presented by creating a

test case that represents the worst case. Different selection rules and frame store modes were compared. Adjusting some critical parameters provided a suitable reference to the hardware designers.

The test cases were created in an Excel file. The XML file enabled the Intel® CoFluent™ Studio project and Excel to interoperate with the test cases.

The switch model created in Intel® CoFluent™ can be used as the executable specification of the further TLM or RTL implementation. The Intel® CoFluent™ Studio testbench used for testing the Intel® CoFluent™ model can be reused for testing TLM or RTL models as well.



Visit cofluent.intel.com for more information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information. The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copyright © 2012 Intel Corporation. All rights reserved. Intel, Intel CoFluent and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

