Intel® eASIC™ N5X Devices

Today’s emerging innovations in 5G wireless, Cloud and storage, AI, and edge applications require a broad range of new equipment, and one size no longer fits all. Intel® eASIC™ N5X devices offer an innovative solution to custom logic that provides up to 50% lower core power1 with lower unit-cost2 compared to FPGAs while providing faster time to market and lower non-recurring engineering costs when compared to cell based ASICs.3 4

Only Intel enables the complete custom logic continuum of FPGAs, structured ASICs, and ASICs to build equipment tailored to unique challenges of time to market (TTM), cost, power, volume, performance, and flexibility requirements.

Intel® eASIC™ N5X Devices

{"collectionRelationTags":{"relations":{"OR":["etm-839AE779-093B-4F4E-91E7-AF7C764F5764","etm-ab9f06b2ab764d769b1e6d05388af375"]},"featuredIds":[]},"collectionId":"649583","resultPerPage":24.0,"filters":[{"facetId":"ContentType","type":"ContentType","deprecated":true,"name":"ContentType","position":0},{"facetId":"lastupdated","type":"lastupdated","deprecated":true,"name":"lastupdated","position":1},{"facetId":"PlatformCodename","type":"PlatformCodename","deprecated":true,"name":"PlatformCodename","position":2},{"facetId":"@stm_10385_en","field":"stm_10385_en","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"Product","deprecated":false,"rootFilter":"","position":3},{"facetId":"OperatingSystem","type":"OperatingSystem","deprecated":true,"name":"OperatingSystem","position":4}],"coveoRequestHardLimit":"1000","accessDetailsPagePath":"/content/www/us/en/secure/design/internal/access-details.html","cardView":false,"ignoreSoftware":true,"sorting":"Newest","defaultImagesPath":"/content/dam/www/public/us/en/images/uatable/default-icons","coveoMaxResults":5000,"fpgaFacetRootPaths":"{\"fpgadevicefamily\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Programmable Devices\"],\"quartusedition\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software\"],\"quartusaddon\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software - Add-ons\"],\"fpgaplatform\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® FPGA Platforms\"]}","descendingSortingForNumericalFacetsName":"[\"Intel® Quartus® Prime Pro Edition\",\"Intel® Quartus® Prime Lite Edition\",\"Intel® Quartus® Prime Standard Edition\",\"Quartus® II Subscription Edition\",\"Quartus® II Web Edition\"]","columnsConfiguration":{"idColumn":true,"dateColumn":true,"versionColumn":true,"contentTypeColumn":false,"columnsMaxSize":0},"dynamicColumnsConfiguration":[{"name":"DynamicColumn_id","type":"id","gtv":"ID","width":60,"selected":true},{"name":"DynamicColumn_date","type":"date","gtv":"Date","width":60,"selected":true},{"name":"DynamicColumn_version","type":"version","gtv":"Version","width":135,"selected":true}]}

Product and Performance Information

1

Up to 50% lower power at same performance compared to FPGA – Power estimation completed by Intel July 28, 2020. Power estimated using Intel® Quartus® Prime Design Software 20.3 for Intel® Agilex™ FPGAs and pre-silicon projections for N5X devices. FPGA device is Intel® Agilex™ FPGA AGF014 and Intel® eASIC™ N5X device is N5X047. Logic and memory clock rates used are 500MHz and toggle rates are 33% for logic and 50% for memory for both devices.

2

Lower unit cost compared to FPGA – Unit cost is based on equivalent logic, memory, I/O, and transceiver implemented in Intel® FPGAs and Intel® eASIC™ devices using the same package size. Your costs and results may vary.

3

½ development time compared to ASIC - Development time compared to cell-based ASIC on similar process node.

4

Lower NRE, and engineering resources - NRE and engineering costs lower compared to standard cell ASIC due to fewer mask layer customizations and fewer design steps using predefined base arrays in structured ASICs. Your costs and results may vary.