MediaLB Device Interface
MediaLB Device Interface
Features
- MediaLB device interface
- Based on the OS62400 MediaLB device interface macro from SMSC (Oasis)
- MediaLB device physical and link layer requirements
- Command and data transmission
- Data reception and RxStatus response transmission
- MediaLB lock detection
- System channel command handling
- 3-pin and 5-pin MediaLB device mode
- Up to 15 channels: synchronous, asynchronous, isochronous, control
- 124 bytes of data per frame
- 256FS/512FS/1024FS
- Parameterized
- Avalon® interface for Nios® II processor
Block Diagram
Description
- Small but efficient MediaLB device interface
- Easily integrated into Nios II systems using SOPC Builder
- Avalon interface for Nios II processor
- Royalty-free
- OS81050 module available
- Verified on Nios II development boards
- Evaluation version available
Device Utilization and Performance
Table 1 lists the typical device utilization results for the megafunction.
| Target Device | Utilization |
Parameter Setting |
||
|---|---|---|---|---|
LEs |
M4K Blocks |
I/O Pins |
||
Cyclone® II |
~1,500 |
5 |
11 |
2 Channels |
~4,500 |
5 |
11 |
15 Channels |
|
Cyclone® III |
~1,500 |
5 |
11 |
2 Channels |
~4,500 |
5 |
11 |
15 Channels |
|
Stratix® II |
~1,500 |
5 |
11 |
2 Channels |
~4,500 |
5 |
11 |
15 Channels |
|
Stratix® III |
~1,500 |
5 |
11 |
2 Channels |
~4,500 |
5 |
11 |
15 Channels |
|
Contact Information
For additional information, contact:
Ingenieurbüro Für IC-Technologie
Kleiner Weg 3
97877 Wertheim
GERMANY
Tel: +49/9342/96080
Fax: +49/9342/5381
Email: ifi@ifi-pld.de
URL: www.ifi-pld.de
Additional Resources
Find IP
Find the right Intel® FPGA Intellectual Property core for your needs.
Technical Support
For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.
IP Evaluation and Purchase
Evaluation mode and purchasing information for Intel® FPGA Intellectual Property cores.
Designing with Intel® FPGA IP
Learn more about designing with Intel® FPGA IP, a large selection of off-the-shelf cores optimized for Intel® FPGAs.
IP Base Suite
Free Intel FPGA IP Core licenses with an active license for Intel® Quartus® Prime Standard or Pro Edition Software.
I-Tested
Intel awards the interoperability-tested or I-Tested certification to verified Intel FPGA IP or Intel FPGA Design Solutions Network member IP cores.
Intel® FPGA Partner IP
Browse catalog of Intel® FPGA partner intellectual property cores in the Intel® Solutions Marketplace.
Design Examples
Download design examples and reference designs for Intel® FPGA devices.
IP Certifications
Intel is committed to providing Intellectual Property cores that work seamlessly with Intel® FPGA tools or interface specifications.
Contact Sales
Get in touch with sales for your Intel® FPGA product design and acceleration needs.