Intel Agilex Device Data Sheet
|
|
2021-01-07 |
|
Intel® Agilex™ |
Intel FPGA Programmable Acceleration Card N3000-N Data Sheet
|
|
2020-12-11 |
|
|
Intel Stratix 10 Device Datasheet
|
|
2021-02-22 |
|
Intel® Stratix® 10 |
2D-FEC IP Core Data Sheet.pdf
|
|
- |
|
|
8b10b Encoder/Decoder MegaCore Function (ED8B10B) Data Sheet.pdf
|
|
- |
|
|
ALT06.opj.pdf
|
|
- |
|
|
Adaptive beamformer with QRD.pdf
|
|
- |
|
|
Altera Enpirion Packing and Labeling Specification.pdf
|
|
- |
|
|
Altera Wireless RF Framework Data Sheet.pdf
|
|
- |
|
|
Arria V Device Datasheet
|
|
2019-04-26 |
|
Arria® V |
Back-Projection Reference Design Synthetic Aperture Radar.pdf
|
|
- |
|
|
Back-Projection Reference Design Synthetic Aperture Radar.pdf
|
|
- |
|
|
BitBlaster Serial Download Cable Data Sheet.pdf
|
|
- |
|
|
Configuration Elements Data Sheet.pdf
|
|
- |
|
|
Cyclone FPGA Family Data Sheet.pdf
|
|
- |
|
|
Cyclone FPGA Family.pdf
|
|
- |
|
|
Cyclone II DSP Board Schema.pdf
|
|
- |
|
|
Cyclone II FPGA Family.pdf
|
|
- |
|
|
Cyclone V Device Datasheet
|
|
2019-11-27 |
|
Cyclone® V |
DDR & DDR2 SDRAM Controller Compiler Errata Sheet.pdf
|
|
- |
|
|
DSP Builder Design Capabilities.pdf
|
|
- |
|
|
DSP Builder Design Capabilities.pdf
|
|
- |
|
|
DSP Builder Design Capabilities.pdf
|
|
- |
|
|
DSP Builder Design Capabilities.pdf
|
|
- |
|
|
DSP Development Kit, Cyclone II Edition Errata for Version 1.0.0.pdf
|
|
- |
|
|
DSP Development Kit, Cyclone II Edition Errata for Version 1.0.0.pdf
|
|
- |
|
|
DSP Development Kit, Stratix II Edition Errata for Version 1.0.0.pdf
|
|
- |
|
|
DSP Development Kit, Stratix II Edition Errata for Version 1.1.0.pdf
|
|
- |
|
|
DSP Development Kit, Stratix II Edition, Getting Started User Guide.pdf
|
|
- |
|
|
Data Sheet: Altera Progamming Hardware.pdf
|
|
- |
|
|
Data Sheet: MAX 3000A Programmable Logic Device Family.pdf
|
|
- |
|
|
Data Sheet: MAX 3000A Programmable Logic Device Family.pdf
|
|
2018-12-21 |
|
|
Data Sheet: Operating Requirements for Altera Devices.pdf
|
|
- |
|
|
Datasheet - Wideband or super sample rate oversampling channelizer.pdf
|
|
- |
|
|
Description.pdf
|
|
- |
|
|
Description.pdf
|
|
- |
|
|
Description.pdf
|
|
- |
|
|
Digital Channelizer.pdf
|
|
- |
|
|
E3 Mapper MegaCore Function (E3MAP) Data Sheet.pdf
|
|
- |
|
|
EFEC20 IP Core Data Sheet.pdf
|
|
- |
|
|
EFEC7 IP Core Data Sheet.pdf
|
|
- |
|
|
EN6360QA Datasheet Rev B.pdf
|
|
- |
|
|
EP20K400E Embedded Programmable Logic Device.pdf
|
|
- |
|
|
EP2A25 Programmable Logic Device Errata Sheet.pdf
|
|
- |
|
|
EPCQ-A Serial Configuration Device Datasheet
|
|
2019-10-01 |
|
Cyclone Series|Arria Series|Stratix Series |
EPCQ-L Serial Configuration Devices Datasheet
|
|
2018-05-18 |
|
Intel® Stratix® 10|Intel® Arria® 10 |
EPCS64 Configuration Device Errata Sheet.pdf
|
|
- |
|
|
EPXA10 Development Kit Revision 2.1 version 1.2, April 2002.pdf
|
|
- |
|
|
Enhanced Configuration (EPC) Devices Datasheet
|
|
2016-05-04 |
|
Cyclone® IV|Intel® Cyclone®|Stratix® II|Cyclone® III|Intel® Stratix®|Stratix® IV|Stratix® III|Arria® II|Cyclone® II|Arria® |
Enhanced Configuration Devices Data Sheet.pdf
|
|
- |
|
|
Enhanced Configuration Devices v1.3 Errata Sheet.pdf
|
|
- |
|
|
Errata Sheet for EN6310QI Power Product.pdf
|
|
- |
|
|
Excalibur Development Kit with the Nios Embedded Processor Data Sheet.pdf
|
|
- |
|
|
Extended Kalman Filter.pdf
|
|
- |
|
|
FFT Beamforming Reference Design.pdf
|
|
- |
|
|
FFT MegaCore Function v7.1 Errata Sheet.pdf
|
|
- |
|
|
FIR Compiler.pdf
|
|
- |
|
|
FIR Compiler.pdf
|
|
- |
|
|
FLASHlogic Programmable Logic Device Family Data Sheet.pdf
|
|
- |
|
|
FPGA Interface Manager Data Sheet: Intel FPGA Programmable Acceleration Card D5005
|
|
2020-06-03 |
|
|
FPGA Interface Manager Data Sheet: Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA
|
|
2020-06-03 |
|
|
G.709 FEC IP Core.pdf
|
|
- |
|
|
G.975 I.4 EFEC IP Core Data Sheet.pdf
|
|
- |
|
|
Gaussian Noise Generator (GNG) AD9162 reference design.pdf
|
|
- |
|
|
HardCopy Stratix Device Errata Sheet.pdf
|
|
- |
|
|
High Speed Mezzanine Card (HSMC) Specification.pdf
|
|
- |
|
|
Intel Arria 10 Device Datasheet
|
|
2020-06-26 |
|
Intel® Arria® 10 |
Intel Arria 10 Military Temperature Range Support Technical Brief
|
|
2019-11-05 |
Military |
Intel® Arria® 10 |
Intel Cyclone 10 GX Device Datasheet
|
|
2018-06-15 |
|
Intel® Cyclone® 10 GX |
Intel Cyclone 10 LP Device Datasheet
|
|
2018-05-07 |
|
Intel® Cyclone® 10 LP |
Intel FPGA Programmable Acceleration Card D5005 Data Sheet
|
|
2019-11-04 |
|
|
Intel FPGA Programmable Acceleration Card N3000 Data Sheet
|
|
2020-03-03 |
|
Intel® Arria® 10 |
Intel FPGA Programmable Acceleration Card N3000 Data Sheet
|
|
2020-09-08 |
|
|
Intel MAX 10 FPGA Device Datasheet
|
|
2020-06-30 |
|
Intel® MAX® 10 |
Intel Programmable Acceleration Card (PAC) with Intel Arria 10 GX FPGA Data Sheet
|
|
2020-10-26 |
|
Intel® Arria® 10 |
MAX 7000A Programmable Logic Device Data Sheet.pdf
|
|
- |
|
|
MAX II Device Family Errata Sheet.pdf
|
|
- |
|
|
MAX+PLUS II Programmable Logic Development System & Software Data Sheet.pdf
|
|
- |
|
|
MIPS-Based Embedded Processor Device Overview.pdf
|
|
2001-02-01 |
|
|
MPLDs Mask-Programmed Logic Devices Data Sheet.pdf
|
|
- |
|
|
Maine.opj.pdf
|
|
- |
|
|
Maine.opj.pdf
|
|
- |
|
|
Mercury Programmable Logic Devices Errata Sheet.pdf
|
|
- |
|
|
Missile Fins Contol Demo.pdf
|
|
- |
|
|
Mobit DRFM.pdf
|
|
- |
|
|
Motor Control IP Suite Components for Drive-on-Chip Reference Designs.pdf
|
|
2014-02-01 |
|
|
Nios II 3C120 Microprocessor with LCD Controller Data Sheet.pdf
|
|
- |
|
|
Nios II 3C25 Microprocessor with LCD Controller Data Sheet.pdf
|
|
- |
|
|
OSBSAI Reference Design Data Sheet.pdf
|
|
- |
|
|
OTU2 I.4 FEC IP Core (IP-OTU2EFECI4Z) Data Sheet.pdf
|
|
- |
|
|
OTU2 I.7 FEC IP Core (IP-OTU2EFECI7Z) Data Sheet.pdf
|
|
- |
|
|
OTU2 I.9 FEC IP Core (IP-OTU2EFECI9) Data Sheet.pdf
|
|
- |
|
|
Overlap and Save Pulse Compression Design Example.pdf
|
|
- |
|
|
PCI Express Compiler Data Sheet.pdf
|
|
- |
|
|
POS-PHY Level 4 MegaCore Function Errata Sheet.pdf
|
|
- |
|
|
POS-PHY Level 4 MegaCore Function Errata Sheet.pdf
|
|
- |
|
|
Package Information Datasheet for Altera Devices.pdf
|
|
- |
|
|
Partition-Based Security Reference Design.pdf
|
|
- |
|
|
Pulse Doppler Processing Design Example.pdf
|
|
- |
|
|
QR Decomposition.pdf
|
|
- |
|
|
Quad-Serial Configuration (EPCQ) Devices Datasheet
|
|
2020-01-23 |
End Market |
Cyclone Series|Arria Series|Stratix Series |
RGB2YCrCb & YCrCb2RGB Color Space Converters Data Sheet.pdf
|
|
- |
|
|
Radar Waveform Classification Example Design.pdf
|
|
- |
|
|
SEU Verification and Mitigation.pdf
|
|
- |
|
|
Semantic Segmentation using Deep Learning.pdf
|
|
- |
|
|
Serial Configuration Devices Data Sheet.pdf
|
|
- |
|
|
SerialLite MegaCore Function v1.0.0 Errata Sheet.pdf
|
|
- |
|
|
SerialLite MegaCore Function v1.0.0 Errata Sheet.pdf
|
|
- |
|
|
SerialLite MegaCore Function v1.1.0 Errata Sheet.pdf
|
|
- |
|
|
SerialLite MegaCore Function v1.1.0 Errata Sheet.pdf
|
|
- |
|
|
Stratix EP1S25 DSP Development Board Data Sheet.pdf
|
|
- |
|
|
Stratix EP1S25 DSP Development Board Data Sheet.pdf
|
|
- |
|
|
Stratix EP1S80 DSP Development Board Data Sheet.pdf
|
|
- |
|
|
Stratix FPGA Family Errata Sheet.pdf
|
|
- |
|
|
Stratix GX FPGA Errata Sheet.pdf
|
|
- |
|
|
Stratix GX FPGA Family Data Sheet.pdf
|
|
- |
|
|
Stratix GX FPGA.pdf
|
|
- |
|
|
Stratix II FPGA Family Errata Sheet.pdf
|
|
- |
|
|
Stratix II GX FPGA Family Errata Sheet.pdf
|
|
- |
|
|
Stratix PCI Development Board Data Sheet.pdf
|
|
- |
|
|
Time Delay Digital Beamforming.pdf
|
|
- |
|
|
Using the JESD204A Reference Design with Analog Devices AD9644.pdf
|
|
- |
|
|
Using the JESD204A Reference Design with NXP ADC1413D.pdf
|
|
- |
|
|
a6850 Asynchronous Communications Interface Adapter Data Sheet.pdf
|
|
- |
|
|
a8251 Programmable Communications Interface Data Sheet.pdf
|
|
- |
|
|
cyclone2_dsp.pdf
|
|
- |
|
|
ds_maxII_develop_board.fm,MAX II Development Board Data Sheet.pdf
|
|
2018-12-21 |
|
|
dsstratix GX dev board 1.1.fm.pdf
|
|
- |
|
|
stratix dsp rev 1.2.pdf
|
|
- |
|
|
stratix s80_5_3_03.pdf
|
|
- |
|
|