Description
Due to a problem in the Intel® FPGA P-Tile Avalon® Memory Mapped IP for PCI Express version 2.0.0 this error is reported during simulation when targeting an Intel Agilex® device.
Resolution
This problem is fixed starting with the Intel® FPGA P-Tile Avalon® Memory Mapped IP for PCI Express version 3.0.0.