Article ID: 000076773 Content Type: Product Information & Documentation Last Reviewed: 04/07/2014

How are the IO pins that migrate to NC configured by the Quartus II software, when compiling a design targeting Arria V, Cyclone V or Stratix V devices, with migration devices selected?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

When compiling a design targeting Arria®  V, Cyclone®  V or Stratix®  V devices, with migration devices selected, IO pins that migrate to NC will be configured as per the project's device-wide Unused Pin settings in the Quartus® II software. By default this is set to "As input tri-stated with weak pull-up".

Related Products

This article applies to 15 products

Cyclone® V GT FPGA
Stratix® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Cyclone® V GX FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Cyclone® V SE SoC FPGA
Cyclone® V SX SoC FPGA