Article ID: 000079201 Content Type: Troubleshooting Last Reviewed: 12/09/2014

Why do I see the drv_status_fail bit assert when I simulate the LPDDR2 example design in Skip Calibration mode?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description You may see the drv_status_fail signal assert high when you simulate the LPDDR2 example design in Skip Calibration mode. The LPDDR2 controller requires an adjustment to the DQS window, which is only provided in Quick Calibration and Full Calibration modes.
Resolution

The workaround is to enable either Quick Calibration or Full Calibration mode when you generate the IP.

Related Products

This article applies to 1 products

Cyclone® V E FPGA