Intel® Quartus® Prime Standard Edition User Guide: Third-party Simulation

ID 683080
Date 2/05/2024
Public
Document Table of Contents

2.1. Quick Start Example (QuestaSim* with Verilog)

You can adapt the following RTL simulation example to get started quickly with QuestaSim*:
  1. To specify your EDA simulator and executable path, type the following Tcl package command in the Intel® Quartus® Prime tcl shell window:
    set_user_option -name EDA_TOOL_PATH_QUESTASIM <questasim executable path>
    set_global_assignment -name EDA_SIMULATION_TOOL "QuestaSim (Verilog)"
  2. Compile simulation model libraries using one of the following methods:
    • Run NativeLink RTL simulation to compile required design files, simulation models, and run your simulator. Verify results in your simulator. If you complete this step you can ignore the remaining steps.
    • To automatically compile all required simulation model libraries for your design in your supported simulator, click Tools > Launch Simulation Library Compiler. Specify options for your simulation tool, language, target device family, and output location, and then click OK.
    • Type the following commands to create and map Intel FPGA simulation libraries manually, and then compile the models manually:
      vlib <lib1>_ver
      vmap <lib1>_ver <lib1>_ver
      vlog -work <lib1> <lib1>

    Use the compiled simulation model libraries during simulation of your design. Refer to your EDA simulator's documentation for information about running simulation.

  3. Compile your design and testbench files:
    vlog -work work <design or testbench name>.v
  4. Load the design:
    vsim -L work -L <lib1>_ver -L <lib2>_ver work.<testbench name>