SDI II Intel® FPGA IP User Guide

ID 683133
Date 10/05/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.1.3.6. SD-SDI Timing Jitter With External VCXO Which Receive FVH Sync Signals

In Intel Agilex® 7 device family, this signal is not accurate enough to clock the external VCXO in SD-SDI mode for genlocking purpose. As a workaround, Intel recommends to use an external sync separator to generate this signal to the external VCXO. Alternatively, you can use parallel loopback without VCXO design example.