AN 712: Altera JESD204B MegaCore Function and ADI AD9625 Hardware Checkout Report

Download PDF
ID 683294
Date 6/13/2016
Public
Document Table of Contents
Document Table of Contents x
1. Altera JESD204B IP Core and ADI AD9625 Hardware Checkout Report
1. Altera JESD204B IP Core and ADI AD9625 Hardware Checkout Report x
1.1. Hardware Requirements 1.2. Hardware Setup for Stratix V Advanced Systems Development Kit 1.3. Hardware Setup for Arria 10 GX FPGA Development Kit 1.4. Hardware Checkout Methodology 1.5. JESD204B IP Core and AD9625 Configurations 1.6. Test Results 1.7. Test Result Comments 1.8. AN 712 Document Revision History
1.4. Hardware Checkout Methodology x
1.4.1. Receiver Data Link Layer 1.4.2. Receiver Transport Layer 1.4.3. Descrambling 1.4.4. Deterministic Latency (Subclass 1)
1.4.1. Receiver Data Link Layer x
1.4.1.1. Code Group Synchronization (CGS) 1.4.1.2. Initial Frame and Lane Synchronization
1. Altera JESD204B IP Core and ADI AD9625 Hardware Checkout Report

1.4.2. Receiver Transport Layer

The ADC is configured to output ramp or PRBS-23 test data pattern to check the data integrity of the payload data stream through the RX JESD204B IP core and transport layer. The ADC is also set to operate with the same configuration as in the JESD204B IP core. The ramp or PRBS checker in the FPGA fabric checks the data integrity for one minute.

Figure 5.  Data Integrity Check Using Ramp or PRBS CheckerThis figure shows the conceptual test setup for data integrity checking.

The SignalTap II Logic Analyzer tool monitors the operation of the RX transport layer.

Table 3.  Transport Layer Test Case

Test Case

Objective

Description

Passing Criteria

TL.1

Check the transport layer mapping using ramp test pattern or PRBS-23 test pattern.

The following signal in altera_jesd204_transport_rx_top.sv are tapped:

  • jesd204_rx_data_valid

The following signals in jesd204b_ed.sv are tapped:

  • data_error
  • jesd204_rx_int

The rxframe_clk is used as the SignalTap II sampling clock.

The data_error signal indicates a pass or fail for the ramp checker.

  • The jesd204_rx_data_valid signal is asserted.
  • The data_error and jesd204_rx_int signals are deasserted.
Related Information
Level Two Title