Embedded Peripherals IP User Guide

ID 683130
Date 8/15/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
1. Introduction 2. Avalon® -ST Multi-Channel Shared Memory FIFO Core 3. Avalon® -ST Single-Clock and Dual-Clock FIFO Cores 4. Avalon® -ST Serial Peripheral Interface Core 5. SPI Core 6. SPI Agent/JTAG to Avalon® Host Bridge Cores 7. Intel eSPI Agent Core 8. eSPI to LPC Bridge Core 9. Ethernet MDIO Core 10. Intel FPGA 16550 Compatible UART Core 11. UART Core 12. JTAG UART Core 13. Intel FPGA Avalon® Mailbox Core 14. Intel FPGA Avalon® Mutex Core 15. Intel FPGA Avalon® I2C (Host) Core 16. Intel FPGA I2C Agent to Avalon® -MM Host Bridge Core 17. Intel FPGA Avalon® Compact Flash Core 18. EPCS/EPCQA Serial Flash Controller Core 19. Intel FPGA Serial Flash Controller Core 20. Intel FPGA Serial Flash Controller II Core 21. Intel FPGA Generic QUAD SPI Controller Core 22. Intel FPGA Generic QUAD SPI Controller II Core 23. Interval Timer Core 24. Intel FPGA Avalon FIFO Memory Core 25. On-Chip Memory (RAM and ROM) Intel FPGA IP 26. On-Chip Memory II (RAM or ROM) Intel FPGA IP 27. Optrex 16207 LCD Controller Core 28. PIO Core 29. PLL Cores 30. DMA Controller Core 31. Modular Scatter-Gather DMA Core 32. Scatter-Gather DMA Controller Core 33. SDRAM Controller Core 34. Tri-State SDRAM Core 35. Video Sync Generator and Pixel Converter Cores 36. Intel FPGA Interrupt Latency Counter Core 37. Performance Counter Unit Core 38. Vectored Interrupt Controller Core 39. Avalon® -ST Data Pattern Generator and Checker Cores 40. Avalon® -ST Test Pattern Generator and Checker Cores 41. System ID Peripheral Core 42. Avalon® Packets to Transactions Converter Core 43. Avalon® -ST Multiplexer and Demultiplexer Cores 44. Avalon® -ST Bytes to Packets and Packets to Bytes Converter Cores 45. Avalon® -ST Delay Core 46. Avalon® -ST Round Robin Scheduler Core 47. Avalon® -ST Splitter Core 48. Avalon® -MM DDR Memory Half Rate Bridge Core 49. Intel FPGA GMII to RGMII Converter Core 50. Intel FPGA MII to RMII Converter Core 51. HPS GMII to TSE 1000BASE-X/SGMII PCS Bridge Core Intel® FPGA IP 52. Intel FPGA HPS EMAC to Multi-rate PHY GMII Adapter Core 53. Intel FPGA MSI to GIC Generator Core 54. Cache Coherency Translator Intel® FPGA IP 55. Lightweight UART Core

24.5. Programming with the Intel FPGA Avalon FIFO Memory

This section describes the low-level software constructs for manipulating the Intel FPGA Avalon FIFO memory core hardware. The table below lists all of the available functions.
Table 266.  On-Chip FIFO Memory Functions
Function Name Description
altera_avalon_fifo_init() Initializes the FIFO.
altera_avalon_fifo_read_status() Returns the integer value of the specified bit of the status register. To read all of the bits at once, use the ALTERA_AVALON_FIFO_STATUS_ALL mask.
altera_avalon_fifo_read_ienable() Returns the value of the specified bit of the interrupt enable register. To read all of the bits at once, use the ALTERA_AVALON_FIFO_EVENT_ALL mask.
altera_avalon_fifo_read_almostfull() Returns the value of the almostfull register.
altera_avalon_fifo_read_almostempty() Returns the value of the almostempty register.
altera_avalon_fifo_read_event() Returns the value of the specified bit of the event register. All of the event bits can be read at once by using the ALTERA_AVALON_FIFO_STATUS_ALL mask.
altera_avalon_fifo_read_level() Returns the fill level of the FIFO.
altera_avalon_fifo_clear_event() Clears the specified bits and the event register and performs error checking.
altera_avalon_fifo_write_ienable() Writes the specified bits of the interruptenable register and performs error checking.
altera_avalon_fifo_write_almostfull() Writes the specified value to the almostfull register and performs error checking.
altera_avalon_fifo_write_almostempty() Writes the specified value to the almostempty register and performs error checking.
altera_avalon_fifo_write_fifo() Writes the specified data to the write_address.
altera_avalon_fifo_write_other_info() Writes the packet status information to the write_address. Only valid when the Enable packet data option is turned on.
altera_avalon_fifo_read_fifo() Reads data from the specified read_address.
altera_avalon_fifo_read__other_info() Reads the packet status information from the specified read_address. Only valid when the Enable packet data option is turned on.