MAX® 10 FPGA Design Guidelines

ID 683196
Date 5/15/2024
Public
Document Table of Contents

1.8.3.3. Specify your formal verification tool and use correct supported version

Specify your formal verification tool in the EDA Tools Settings page of the Settings dialog box to generate the appropriate output netlist.