H-Tile Hard IP Ethernet Intel® FPGA IP User Guide: Stratix® 10 Devices

ID 683430
Date 4/09/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

B.7.68. Configure RX Statistics Counters

Configure RX Statistics Counters

Configuration bits to control the behavior of the RX Statistics counters

Offset: 0x945

Configure RX Statistics Counters Fields

Bit Name Description Access Reset
2 rx_shadow_req RX Shadow Request
1: Freeze stats CSRs so that all RX Stats values read from the registers will be from the same moment.
  • Note that the actual stats collection counters are not frozen, but because they are all 'read' at the time of the freeze, they are cleared
  • If a shadow request is started while snapshot is active, a new capture will be executed
  • Likewise, if a shadow request is active while snapshot is asserted, a new capture will be executed
  • While either a shadow request or a capture is active, rx_shadow_on will be high
  • Snapshot and shadow requests apply to several of the RX PCS counters as well as MAC statistics
RW 0x0
1 rst_rx_parity Reset the RX Statistics Parity Error bit
1:Reset the parity error bit in RX Statistics Counter Status
  • Parity error bit will remain in reset until rst_rx_parity is set back to 0
RW 0x0
0 rst_rx_stats Reset RX Statistics
1: Reset all RX Stats counters
  • RX stats will stay in reset until reset is set back to 0
  • Reset also applies when snapshot or shadow is active, and will clear the AVMM visible registers
  • rst_rx_stats does not clear the parity error bit
RW 0x0