H-Tile Hard IP Ethernet Intel® FPGA IP User Guide: Stratix® 10 Devices

ID 683430
Date 4/09/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

B.6.65. Reserved

Reserved

Returns 0, override with soft logic to indicate specific core name

Reserved Fields

Offset: 0x842

Bit Name Description Access Reset
31:0 id   RO 0x0