H-Tile Hard IP Ethernet Intel® FPGA IP User Guide: Stratix® 10 Devices

ID 683430
Date 4/09/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

B.1.31. Local Transceiver TX EQ 1 Settings for Lane 2

Provides the following Local TX EQ 1 Settings for Lane 2
  • Local TX EQ VOD Setting for Lane 2
  • Local TX EQ Post-Tap Setting for Lane 2
  • Local TX EQ Pre-Tap Setting for Lane 2

Offset: 0xE6

Access: RO

Local Transceiver TX EQ 1 Settings for Lane 2 Fields

Bit Name Description Access Reset
20:16 lt_pretap_setting_ln2 Local TX EQ Pre-tap Setting for Lane 2

This register returns the most recent Pre-tap setting that was written to the local transceiver.

RO 0x0
13:8 lt_posttap_setting_ln2 Local TX EQ Post-tap Setting for Lane 2

This register returns the most recent Post-tap setting that was written to the local transceiver

RO 0x0
4:0 lt_vod_setting_ln2 Local TX EQ VOD Setting for Lane 2

This register returns the most recent VOD setting that was written to the local transceiver

RO 0x0